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This document has been approved for public release and sale; its distribution is unlimited. In a communications system design in which anti-jam (AJ) protection is desired two well known techniques are generally considered first. These are frequency hopping (FH) and direct sequence, pseudonoise (PN) . If the system is such that timing synchronization is difficult then the FH approach may be better suited. A reasonable degree of AJ protection can be provided -with the number of possible FH tones in the thousands.
Each frequency must of course be separately generated. The requirement of the generation of thousands of distinct frequencies rules out most classical methods such as multiple oscillators or various types of tuned circuit variations. The problem is best handled by one or more methods of frequency synthesis. This report is devoted to a consideration of the design of a frequency synthesizer suitable for satellite applications, in particular the Lincoln Experimental Satellite (LES) series.
II. INITIAL SATELLITE FREQUENCY SYNTHESIZER REQUIREMENTS
The initial satellite frequency synthesizer design requirements are shown in Figure 1 . The first six requirements were determined by the system in which the synthesizer is one of the principal components. Requirements 7, 8 and 9 are a result of the Lincoln Experimental Satellite (LES) series specifications and allocations. The remaining requirements result from orbit conditions and launch plans.
III. SYNTHESIS TECHNIQUE
There are two very powerful frequency synthesis techniques which deserve consideration for this application. They are, for the want of better names, the VCO approach and the modular approach.
A typical block diagram of the VCO approach is shown in Figure 2 . The division factor, K, is fixed and the output of the divide by K forms a constant frequency input to the phase detector. The final output frequency, f , is generated by the VCO. It is to be divided by N in a variable pre-set counter.
The output from the divide by N is compared with the constant frequency input in the phase detector and a control voltage is developed and sent to the voltage controlled oscillator. The value for N must be equal to or greater than the number of possible output frequencies. This becomes somewhat complex and requires a considerable amount of logic due to the preset requirements. Lowpower operation dictates that the input frequency to the divide by N counter be reasonably low. Depending on the output frequency, f , a combination of down conversion and fixed integer high speed divide may be required. Thus a down conversion local oscillator is required which is conveniently obtained by multiplying f_ by M. Also shown is a fixed high speed divide by L. The system then seeks the following equality.
Since M, L, K and f are fixed, frequency change is accomplished by varying XV N. This is done by periodically setting the divide by N counter. For a fixed frequency output, f., the counter is preset to j and counts to all zeros. The all zero count is detected and the counter set again to j. This presetting must be done between input pulses. If a frequency change from f. to f. is desired, then the counter is set to i from -whatever state it happens to be in and the counter ripples through to the all zero state where it is set again to i.
The modular approach is shown in block diagram form in Figure 3 . The synthesizer consists of a frequency generator and n identical modules, each composed of one stage and one switching network.
From a single frequency standard the frequency generator produces f , f , and Af. The frequency f feeds only stage 1. Also produced are 2 frequencies designated f + i A f whexe and i, = 0, 1,2,..., 2 m -1
These 2 equally-spaced frequencies all feed each switching network.
Each switching network receives an independent set of m bits from an external source which uniquely specifics one of the 2 frequencies. The function of the k-th switching network .s to pass only the specified frequency f +i. if to stage k. g k Stage 1 operates on f + iiAf and f so as to produce one of 2 equallyspaced frequencies. Similarly stage k operates on f + i, Af and the frequency krn produced by stage k-1 (k ^ 2) to produce one of 2 equally-spaced frequencies. Thus the integers m and n are related to the total number of frequencies, N, by the formula mn log 2 N (m.n ^ 1)
Given N, Fig. 3 and the above relationship define a family of frequency synthesizers -with each member uniquely specified by an (m, n) pair. Complete families of (m, n) pairs can be easily calculated.
A simple method of realizing each stage of the synthesizer is shown in Figure 4 . Following a standard mixing operation the frequency is scaled down by a factor 2 , which is equal to the number of possible equally-spaced frequencies produced by switching network k. This scaling ensures that the km. 2 ' possible frequencies produced by stage k are also equally-spaced. Since all stages are identical, the input and output frequencies of each stage must be approximately equal (i.e. , f, « f ) regardless of the values assumed by the indices i, . Assuming that Af is sufficiently small, this requirement is
The choice of sign depends on whether or not the upper or the lower sideband, respectively, is passed by the bandpass filter.
As mentioned, Af must be sufficiently small to satisfy the requirement that f, « f . The restriction on Af depends on f , the (m,n) pair, and the k o r o r condition dictated by general design considerations for implementing bandpass filters, namely, that the passband should be much less than the center frequency of the filter. For stage n, this condition is equivalent to requiring that the range of f be much less than the center value of f . Now for a brief comparison of these two approaches, one generally observes that the two techniques complement one another rather than compete.
This may be appreciated by considering the following listing of many important characteristics.
(1) Percentage Bandwidth: The modular approach is limited to about 10-20% due to the requirements on filter implementation. The VCO approach may easily cover the range 10-3 5%, limited only by the range of the VCO.
(2) Switching Speed: The modular approach may easily be designed to switch in several microseconds. The VCO approach, being limited by the phase detector bandwidth is generally limited to several milliseconds.
(3) Spectral Purity: The modular approach can yield 70 db or better spurious suppression; this degree of purity, however, requires great pains in fabrication design and exacting filters. On the other hand, the VCO approach much more naturally delivers spectral purity in excess of 70 db with the exception of plus and minus multiples of the phase detector frequency centered on the output. These might be only 50 db down.
(4) Frequency Spacing: The spacing may be decreased to the point where the reference oscillator instability begins to mask the nominal output frequency from its nearest neighbors in the modular approach. However, in the VCO approach, the minimum frequency spacing is a function of the phase detector sampling frequency and the resulting VCO short term stability.
(5) Size and Weight: In an application where both approaches could be reasonably used, that is all other things being equal, the VCO approach could be between l/2 and 3/4 the size and -weight of the modular approach due to the relative number of filters required.
(6) Power Consumption: Again, all other things being equal, the power consumptions would be approximately equal. This is so even with the disparity in circuits because the extra circuitry in the modular approach consists mostly of passive filters.
(7) Parts Count: In similar applications, with all other things equal, the VCO approach might require only 80% of the number of parts which the modular approach might require.
(8) Flexibility: The number of frequencies and frequency spacing are relatively easy to change with the modular approach. Similar changes in the VCO approach would require a fresh design.
(9) Environment Sensitivity: This includes radiation effects, r. f. i. , voltage margins and regulation. The two approaches probably could be rated 5 to 1 in favor of the modular approach.
(10) Operations: The modular approach is far simpler to trouble shoot and debug due to its serial nature.
In summary then it may be said that a typical modular synthesizer is distinguished by very fast switching times and densely spaced frequencies.
The VCO synthesizer can operate at relatively high percentage bandwidths and has good spectral purity. On the other hand, the modular synthesizer operates at a lower percentage bandwidth, is more complex, and inherently generates spurious signals; while the VCO synthesizer has much slower switching times. The modular approach is much more amenable to changes than the VCO approach; because of its modular character it is probably simpler to design than the VCO type. After considering these fundamental differences and the specific requirements of the LES program, the modular type synthesizer was chosen to realize the requirements shown in Figure 1 .
IV. DESIGN CONSIDERATIONS FOR THE MODULAR SYNTHESIZER
The type chosen for this LES application is based on a modular approach.
This approach, also referred to as the iterative mix-filter-and-divide type, is used in various types of commercial equipment and has achieved great success in the Lincoln Experimental Terminal (LET) program. The synthesizer characteristics in the satellite application are different than in the other uses.
The environment of a space vehicle also creates unusual requirements. Figure 1 shows the required synthesizer characteristics. The first set results from system considerations. In essence the remaining ones imply that the switching speed be modest, the spurious suppression be quite high, the volume small and the d. c. power consumption be quite low. Previous designs using the same approach have in general emphasized high speed switching more or less to the exclusion of these other characteristics. For this application we must have a synthesizer which simultaneously possesses all of these characteristics and -which also is operable over a broad temperature range even in the presence of damaging radiation. It must be mechanically designed to withstand the stresses of a Titan 3-C launch and must also be built using reliable components.
Consider the parameters of the synthesizer as shown in Figure 3 , let the 12 number of frequencies, N, be equal to 4096 = 2 , then from (3) a family of (m,n) may be calculated as shown below. where the frequency generator generates 2 =1 frequencies and there are n modules. Weighing the complexities of each case, it -was decided to use a series of six, divide-by-four modules with five frequencies from the frequency generator to produce one of N = 4096 possible frequencies spaced at 100 Hz intervals within a total available bandwidth of about 410 kHz. The mixer drives a bandpass filter, an amplifier, a divider and a lowpass filter. The output from the lowpass filter is the input to the following stage. The bandpass filter may select either the upper or the lower sideband in the mixer output.
Observe that if there is any feedthrough in the r.f. gate this feedthrough will immediately give rise to an inband spurious signal. No amount of filtering will eliminate this spurious signal. For most of the circuits -which would be considered as being useful for an r.f. gate, feedthrough will arise primarily due to capacitance appearing between input and output. This capacitance can of course be minimized, but the situation can also be helped by choosing the input frequencies as low as possible. The ability to do this is enhanced if it is required that the bandpass filter select the upper sideband. This allows the frequencies passing through the r.f. gate to be as low as possible.
In addition it is observed that in order to minimize size and weight it is convenient to make maximum use of commercially available integrated circuits, certainly for the divide by four and hopefully for some of the amplifiers.
A survey of -what is available on the market indicates that operating frequencies must be less than about 8-10 MHz. This is required because at frequencies higher than about 10 MHz the digital circuit power consumption begins to become unreasonable and also amplifier gains begin to fall off drastically.
A lower bound for the operating frequencies is determined primarily by the switching speed specification. For an iterated frequency synthesizer the switching speed is primarily the sum of the delay times associated with each module. This is essentially determined by the delays of the filters included in each module. The specification in this application can easily be met if the filter bandwidths all are in excess of about 100 kHz. Now for reasonable filter rolloff characteristics consistent with the spurious specification it is required that the operating frequencies be between 1 and 8 MHz and preferably as low as possible. Specific frequencies may be chosen with two things in mind. First the system bandwidth and spacing requirements and second that the frequencies must give rise to a simple frequency generator design. The nominal input and output frequency, f , of the iterated modules was chosen to be 1. 024 MHz. Figure 7 shows the rest of the frequencies which are compatible with this particular choice of f for a divide by four upper sideband system. Using (4) for an upper sideband system we have that Adjusts in steps of 102.4kHz 2 5.6kHz 6.4kHz 1.6kHz 400 Hz 100 Hz
The bandwidth and frequency separation in each module is shown in Figure 10 . The integrated circuit postamplifier, the Philco PA713, uses about 18 mw and is required since the r. f. levels at the inputs to the diode circuits are low so that the diodes -will operate in the small signal mode.
The packaging of the r.f. gate circuit is quite important also, not only from the point of view of achieving small size and weight but also because of the cross talk and feedthrough problem and the spurious which might result in the output. As is seen in Figure 12 , the basic construction is an H-frame rail with two switches on either side of the H-frame bar. The two switches on the same side of the H-frame bar are separated by the space occupied by the integrated circuit. On the reverse side the space is occupied by decoupling elements. For the switches which are back to back the bar in the H has been made a solid ground.
The r.f. gate requires control voltages which are both positive and negative. These are determined by a low data rate digital sub-system implemented using low power digital circuitry. The low power digital circuitry does not have sufficient drive capability so an interface circuit is required. It is a complementary transistor circuit using Darlington connections in order to supply logical gain. The packaging system shown in Figure 13 The low-pass filter with the characteristic shown in Figure 15 is also a standard design and is packaged in a box. The roll-off characteristic was chosen in conjunction with the spurious signal problem previously discussed .and so that the second harmonic (which is naturally low in the flip-flop square
•wave output) and the third harmonic are sufficiently low in the input to the next mixer.
The six modules were arranged on printed circuit boards, two modules per board. An experimental test set-up of the six modules is shown in The amplifier, A., is a common collector amplifier with a large amount of emitter degenerative feedback. The three A ? amplifiers boost the voltage still further and impedance match with the following crystal filters. All these amplifiers were built using cordwood construction techniques.
A typical crystal filter characteristic is shown in Figure 17 . They were chosen to attenuate adjacent frequencies by at least 70 db so that they would be at least as effective as the r.f. gate.
Output drive capability is provided by emitter followers and small filters to eliminate the second harmonic of f 2 , f-j, and f .. These units were packaged in cordwood modules and individually sealed in boxes. The entire frequency generator consumes about 210 mw of dc power.
The complete frequency generator is assembled on one printed circuit board of approximately the same size as the module boards. It also serves as a distribution board for dc power and the five frequencies.
When completely assembled in a four-board stack the volume occupied will be about 135 cubic inches and the weight, excluding the wiring harness and cover, will be about 3.4 pounds.
All circuits have been temperature tested and radiation tested. The lumped constant filters and crystal filters have been through shock and vibration tests. A system consisting of six flight-type packaged modules and a printed circuit version of the frequency generator has been operational since about mid-1967. The system has been temperature tested. A summary of pertinent electrical characteristics is shown in Table 1 .
^Typical binary clock rate as specified by Fairchild is 2. 5 MHz. Typically greater than 75 db down.
Typically greater than 7 5 db down.
-These preliminary results are based on a measurement of seven of the 4096 frequencies. The measurement consisted of sweeping from 900 kHz to 10 MHz plus harmonics using the Rohde and Schwartz Tuned Microvoltmeter Type USVH with a 500 Hz bandwidth and a dynamic range of about 7 5 db. Each measurement was checked with the Hewlett Packard Spectrum Analyzer, using a 1 kHz bandwidth and 100 kHz/cm dispersion. At least 200 other frequencies were checked with the spectrum analyzer and no spurious signals within the band W were seen.
VII. CONCLUSIONS
This report considers two frequency synthesis methods from the point of view of satellite operation in an AJ communications system. The satellite model is the Lincoln Experimental Satellite (LES) series. On the basis of performance in a particular application one method, the modular approach, is chosen and the synthesizer parameters are carefully considered. So that the validity of these conclusions may be demonstrated a prototype or feasibility model is described.
The results are encouraging, such validation has been accomplished and the effectiveness of the synthesis methods is much better appreciated. In addition, the circuit design and packaging design problems are more fully understood insofar as their relationship to system performance is concerned.
As regards parameter trade-offs, it is to be recognized that changes in size, weight, and power are strongly dependent on the synthesizer parameters of spurious suppression and switching speed for a given number of output frequencies. Variations in these parameters -will allow corresponding variations in the circuit and packaging designs. 
